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Improved Analytical Delay Models for RC-Coupled
Interconnects
Feng Shi, Xuebin Wu, and Zhiyuan Yan
Abstract—As the process technologies scale into deep sub-
micron region, crosstalk delay is becoming increasingly severe,
especially for global on-chip buses. To cope with this problem,
accurate delay models of coupled interconnects are needed. In
particular, delay models based on analytical approaches are desir-
able, because they not only are largely transparent to technology,
but also explicitly establish the connections between delays of
coupled interconnects and transition patterns, thereby enabling
crosstalk alleviating techniques such as crosstalk avoidance codes
(CACs). Unfortunately, existing analytical delay models, such as
the widely cited model in [1], have limited accuracy and do
not account for loading capacitance. In this paper, we propose
analytical delay models for coupled interconnects that address
these disadvantages. By accounting for more wires and eschewing
the Elmore delay, our delay models achieve better accuracy than
the model in [1].
Index Terms—Crosstalk, interconnect, delay, bus
I. INTRODUCTION
Crosstalk caused by coupling capacitance between adjacent
wires leads to additional delay to multi-wire buses. As the pro-
cess technologies scale into deep submicron region, coupling
capacitance between adjacent wires and hence crosstalk delays
increase greatly. According to the International Technology
Roadmap of Semiconductors (ITRS) [2], gate delay decreases
with scaling, while global wire delay increases. Hence, the
crosstalk delay problem is becoming increasingly severe in
VLSI designs, especially for global on-chip buses, and will
become the performance bottleneck in many high-performance
VLSI designs.
This paper focuses on analytical delay models applicable to
general coupled interconnects. Although various delay models
of interconnects have been proposed in the literature (see,
for example, [1], [3]–[11]), few are comparable to our work
in this paper. Some delay models (see, for example, [3]–
[5], [7], [9], [11]) do not consider crosstalk from adjacent
wires. Furthermore, most previously proposed delay models
are based on numerical approaches (see, e.g., [3]–[5], [7]–
[11]). They can achieve high accuracy, but they have several
drawbacks. First, they sometimes lead to lookup tables of
delays from any initial state to any next state (see, for
example, [11]), which are often bulky and difficult to obtain
and use. Second, numerical approaches in [3]–[5], [7], [9] are
technology-dependent and their delays often depend on many
parameters. Hence these approaches have poor portability
and are not applicable to general cases. Third, the delays
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obtained by the numerical approach offer little insight, and are
not conducive to technology-independent crosstalk alleviation
techniques such as crosstalk avoidance codes (CACs) (see, for
example, [12]–[15]). Fourth, numerical approaches often have
very high complexities. In contrast, analytical approaches are
advantageous in these aspects. Analytical approaches depend
on few technology parameters, and hence they are largely
technology independent. Furthermore, analytical approaches
illustrate the connection between delays of coupled intercon-
nects and transition patterns, thus enabling us to design CACs.
Finally, analytical approaches have very low computational
complexities. A widely cited analytical delay model proposed
by Sotiriadis et al. [1], [6], which uses the similar methodology
to that in [16], appears to be the most comparable previous
delay model to our work in this paper.
Based on the model in [1], [6], the delay of the k-th wire
(k ∈ {1, 2, · · · ,m}) of an m-bit bus is given by
Tk =


τ0[(1 + λ)∆
2
1 − λ∆1∆2], k = 1
τ0[(1 + 2λ)∆
2
k − λ∆k(∆k−1 +∆k+1)], k 6= 1,m
τ0[(1 + λ)∆
2
m − λ∆m∆m−1], k = m,(1)
where λ is the ratio of the coupling capacitance between
adjacent wires and the ground capacitance of each wire, τ0
is the intrinsic delay of a transition on a single wire, and ∆k
is 1 for 0→ 1 transition, -1 for 1→ 0 transition, or 0 for no
transition on the k-th wire. We observe that in this model, the
delay of the k-th wire depends on the transition patterns of
wires k− 1, k, and k+1 only. Since all possible values of Tk
in Eq. (1) are (1 + iλ)τ0 for i ∈ {0, 1, 2, 3, 4}, all transition
patterns on wires k− 1, k, and k+1 can be divided into five
classes according to their corresponding i. These five classes
are denoted as iC for i ∈ {0, 1, 2, 3, 4} (this classification
was also used in [12]). Based on this model, various CACs
(see, for example, [12]–[15]) have been proposed, based on the
central idea of achieving a reduced delay by limiting transition
patterns over the bus, at the expense of additional wires.
However, the model in [1] have two significant drawbacks.
First, the model in [1] has limited accuracy. In a bus with more
than three wires, the simulated wire delay for 0C transition
patterns is much larger than τ0, the delay of 0C given by
(1). This implies that the scheme that uses two shield wires
with the same transition to achieve a delay of τ0 (see, for
example, [17]) will be ineffective. Our simulation results also
show that the delays of other classes of transition patterns
given by Eq. (1) have limited accuracy as well. This is partially
because of the model’s dependence on only three wires. Also,
the model in [1] uses in its derivation the Elmore delay, which
2tends to overestimate the delay [18], [19].
The second drawback of the model in [1] is that it does not
account for the loading capacitance. It has been shown that the
loading capacitance is crucial in real practice and can affect
the total delay for all patterns.
Addressing these disadvantages for the model in [1], in
this paper we propose analytical delay models for coupled
interconnects. Our delay models first derive closed-form ex-
pressions of the signals on the bus via a distributed RC model,
and then approximate the wire delays by evaluating these
closed-form expressions. Our delay models differ from the
model in [1] in three aspects. First, in our delay models, we
eschew the Elmore delay used in the model in [1]. Then, we
consider either three wires or five wires in our delay models
for improved accuracy. Due to these two differences, our
models have significantly improved accuracy than the model
in [1]. Finally, we take into account the buffer effects (driver
resistance and loading capacitance). Our delay models also
maintain the simplicity of the model in [1], and the transition
patterns are divided into several categories based on their
delays. Hence, our delay models are easy to use and conducive
to the design of CACs. Although our delay models consider
adjacent three and five wires in this paper, our models are
applicable to buses of any number of wires.
Simulation results show that our delay models offer sig-
nificant advantages than the model in [1]. Our simulations
results fall into three scenarios. First, we compare the delays
produced by our model and the model in [1] with the simulated
delays for three- or five-wire buses. This is motivated by partial
coding schemes (see, e.g., [12], [13], and [14]), which divide
a wide bus into sub-buses with a few wires and separate them
by shielding wires. Second, we obtain extensive simulation
results for 17- and 33-wire buses assuming arbitrary transition
patterns. Third, we assume the transition patterns are limited
to those of CACs. In all three scenarios, our five-wire delay
model is much more accurate than the model in [1].
With the scaling of technologies, the inductance is becoming
significant and impacts the signals on the bus greatly. Due to
the coupling effect of inductance, the worst-case patterns for
an RLC modeled bus are quite different from that of an RC
modeled bus [10]. Hence, the CAC design methodology would
change greatly due to the inductance effect. However, our
delay models do not consider the inductance effect for two rea-
sons. First, it seems difficult to derive a closed-form expression
of the signals on the bus based on the RLC model. Hence, our
methodology cannot be easily adapted from the distributed RC
model to an RLC model. Second, according to the criteria in
[22], the inductance effect is significant in some cases, but are
negligible in other cases. Specifically, the range of significance
of the inductance effect is given by tr
2
√
lc
< x < 2
r
√
l
c
[22],
where x is the length of the wire, tr the input transition time,
and r, l, and c the resistance, inductance, and capacitance per
unit length, respectively. According to [23], the inductance
effect is not negligible for very deep submicron technologies
and extremely long wires. In current industry applications, the
on-chip inductance effect is still insignificant. This conclusion
was also confirmed by other works: the 16-bit, 32Gb/s, 5mm-
long bus and 8-bit, 16Gb/s, 10mm-long bus in [24] show that
the distributed RC model is sufficiently accurate for these high-
speed long interconnects. In our work, our delay models are
derived based on 5mm-long buses under a 45nm technology,
where inductance effect is negligible.
The rest of the paper is organized as follows. In Section II,
we propose our delay models. The delay models are also
modified to account for the buffer effects. In Section III,
we present extensive simulation results for our delay models.
Concluding remarks are provided in Section IV.
II. DELAY MODEL
In this section, we first present the system model, where
switching instants of all wires in the bus are assumed simul-
taneous. For three-wire and five-wire buses, we then derive
closed-form expressions for outputs of the bus, and finally
approximate their delays and compare them with those by the
model in [1].
A. System model
In this paper, we focus on global interconnects connecting
different modules for communication, such as data and address
buses, and use the distributed RC model for interconnect
modeling. For simplicity, we assume regular interconnects,
which have uniformly distributed parameters and are paralleled
routed in the same metal layer without turnings. Hence, the
interconnects are modeled as transmission lines, which can
be characterized by the telegrapher’s equations. For complex
interconnect structures with jumps and turnings, additional
resistance due to vias and unequal length of wires should
be included, which makes the interconnect behavior more
complicated. However, crosstalk delays are expected to in-
crease due to the additional resistance. The partially coupled
buses are more complex and hence are not considered in this
paper. We plan to investigate this in our future work. The ca-
pacitance between non-adjacent wires is negligible compared
with capacitance between adjacent wires, since the capacitive
coupling effect is a short range effect [16]. The distributed RC
model is often used to approximate the buses [25]. Although
the closed-form expressions of the signals on the bus via
a distributed RC model are sums of infinite terms, usually
sums of the two most significant terms provide a very close
approximation of signals on the bus [26].
The distributed RC model of an m-wire bus is shown
in Fig. 1, where Vi(x, t) denotes the transient signal at a
position x along wire i for i ∈ {1, 2, · · · ,m}, r and c denote
the resistance and capacitance per unit length, respectively.
Also, λc denotes the coupling capacitance per unit length
between two adjacent wires. The output resistance of a driver
is approximated as a linear resistor, RS , and the loading due
to a receiver is modeled as a capacitance, CL. In this work,
we focus on a uniformly distributed bus and hence assume the
parameters r, c, and λ are the same for all the wires.
We use the 50% delay, which is defined as the time differ-
ence between the respective instants when the input signal and
corresponding output signal cross 50% of the supply voltage
Vdd. According to [27], the delays of global interconnects are
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Fig. 1. A distributed RC model of an m-wire bus.
slightly affected by the slew rate. Since this work focuses on
global interconnects, we ignore input slew and assume ideal
step signals are applied on the bus directly. In this paper, we
use the same classification iC for i = 0, 1, 2, 3, 4 in [1] and
focus on the worst 50% delay of any wire for all classes to
formulate our delay models. We consider the closest neighbors
for crosstalk, since farther wires have weaker coupling effects.
In Section II-B, we first focus on internal wire, wire 2 in a
three-wire model, to account for most adjacent two wires (one
wire to the left and one to the right). In Section II-C, we focus
on internal wire, wire 3 in a five-wire model, to account for
most adjacent four wires (two wires to the left and two to the
right). In Section II-D, we derive the delay for boundary wires,
wires 1, 2, 4, and 5 in a five-wire model. In Section II-F, we
show how to identify the worst-case delays among all wires
for a wide bus via a shift window scheme.
In this section, we first derive delay models by assuming that
the buffer effects (driver resistance and loading capacitance)
are negligible. This is an important case since the propagation
delay is characterized only by the distributed interconnects.
Then, in Section II-E, we modify the delay models to account
for the buffer effects, which are crucial in real practice. It has
been shown that the buffer effects would increase the total
delay for all patterns.
Below we first investigate the case m = 3 and then
extend our results to the case m = 5. There are two reasons
for studying the three-wire model. First and foremost, the
derivation of our five-wire model is based on the three-wire
model. Second, our three-wire model is more accurate than
our five-wire model for buses with only three wires, which
is of interest for partial coding schemes (see, e.g., [12], [13],
and [14]). We use T iCm to denote the worst delay of the middle
wire (wire m+12 ) of an m-wire bus for all iC patterns.
B. Internal wires for three-wire model
In [26], the crosstalk of two coupled lines was described
by partial differential equations (PDEs), and a technique for
decoupling these highly coupled PDEs was introduced by
using eigenvalues and corresponding eigenvectors. Using the
same technique as in [26], we obtain the differential equations
describing a three-wire bus with length L:
∂2
∂x2
V(x, t) = RC
∂
∂t
V(x, t), (2)
where V(x, t) = [V1(x, t) V2(x, t) V3(x, t)]T and Vi(x, t)
denotes the voltage of wire i at distance x (0 ≤ x ≤ L)
at time t for i = 1, 2, 3, R = diag{r r r}, and C =
c

 1 + λ −λ 0−λ 1 + 2λ −λ
0 −λ 1 + λ


.
The boundary conditions are given by{
Vi(0, t) = V
p
i − (V pi − V fi )u(t)
Ii(L, t) = 0
for i = 1, 2, 3
where V pi and V
f
i denote the initial and final voltages of the
transition on wire i, respectively.
We find the three eigenvalues of C/c, p1 = 1, p2 = (1+λ),
and p3 = (1+ 3λ), and their corresponding eigenvectors ei’s,
[1 1 1]T , [1 0 -1]T , and [-1 2 -1]T , respectively. Hence, Eq. (2)
is transformed to
∂2
∂x2
Ui(x, t) = rcpi
∂
∂t
Ui(x, t) for i = 1, 2, 3, (3)
where Ui(x, t) = VT (x, t)ei for i = 1, 2, 3. So U1(x, t) =
V1(x, t) + V2(x, t) + V3(x, t), U2(x, t) = V1(x, t) − V3(x, t),
and U3(x, t) = 2V2(x, t) − V1(x, t) − V3(x, t).
Applying Laplace transform on both sides of Eq. (3), we
have
∂2
∂x2
Ui(x, s) = rcpi[sUi(x, s)−Ui(x, 0)] for i = 1, 2, 3. (4)
Using appropriate initial conditions, we solve Eq. (4) for
Ui(x, t) and obtain V2(L, t) = 13 [U1(L, t) + U3(L, t)]. By
solving V2(L, t) = 0.5Vdd, we can approximate the 50% delay
of a three-wire bus for different transition patterns.
In this paper, we use “↑” to denote a transition from 0 to
the supply voltage Vdd (normalized to 1), “-” no transition,
and “↓” a transition from Vdd to 0.
For 0C pattern ↑↑↑, the output of wire 2 is given by [26]
V2(L, t) = 1+
∞∑
n=1
(-1)n
pi
4 (2n−1)
e−
t
τ
(2n−1)2
, where τ0 = rcL
2
2 , and
τ = 8
pi2
τ0.
For the 50% delay, keeping only the first exponential term
is accurate enough. So we have V2(L, t)
.
= 1 − 4
pi
e−
t
τ
.
Similarly, we keep only the first exponential term as the
solution for other cases. Solving V2(L, t) = 0.5, we have
T 0C3
.
=
(
ln 8
pi
)
τ . Similarly, the closed-form expressions of
wire 2 and approximate delays for other classes are derived
and summarized in Table I, where T iC3 the approximate delay
for iC pattern by our three-wire model.
C. Internal wires for five-wire model
To further improve the accuracy of delay, we include two
extra adjacent wires to approximate the delay by considering
the influences of all five wires. Each wire has three kinds
of transition: ↑, -, and ↓. Hence, for such a five-wire bus,
there are 35 transition patterns. To maintain the simplicity of
our models, we still divide them into five classes (iC, i ∈
{0, 1, 2, 3, 4}) based on the transition patterns of middle three
4TABLE I
CLOSED-FORM EXPRESSIONS OF SIGNAL ON WIRE 2 AND APPROXIMATE
DELAYS IN A THREE-WIRE BUS (V2(L, t) = 1−A1e−
t
τ −A2e−
t
(1+3λ)τ
,
τ0 =
rcL
2
2
, AND τ = 8
pi2
τ0 .)
iC
Worst Coeffs. of V2(L, t)
T iC3Pattern A1 A2
0C ↑↑↑ 4
pi
0
(
ln 8
pi
)
τ
1C ↑↑- 8
3pi
4
3pi
(
ln 16
pi
)
τ
2C -↑- 4
3pi
8
3pi
(
ln 16
3pi
)
(1 + 3λ)τ
3C ↓↑- 0 4
pi
(
ln 8
pi
)
(1 + 3λ)τ
4C ↓↑↓ - 4
3pi
16
3pi
(
ln 32
3pi
)
(1 + 3λ)τ
wires (wires 2, 3, and 4). Hence, there are nine different
transition patterns for each pattern of the same class.
Since the interconnect is a linear system, any pattern can
be decomposed into a combination of patterns with transitions
on a single wire. For example, ↑↑↑↓- is decomposed as (↑- -
- -) + (-↑- - -) + (- -↑- -) + (- - -↓-). The delay expression
of the middle wire impacted by any pattern is given by a
summation of effects of individual wires on the middle wire.
However, this approach would result in expressions that are
hard to analyze. Instead, we propose to group these individual
wires to form some special patterns, which can be analyzed
easily.
Definition 1: Reducible transition pattern (RTP)
An RTP in the five-wire model is defined as a transition
pattern that can be reduced to a transition pattern in the three-
wire model. The set {↑↑↑↑↑, ↓↓↓↓↓, ↓-↑-↓, ↑-↓-↑} is the set
of RTPs for the five-wire model.
For the transition ↑↑↑↑↑ (similarly for ↓↓↓↓↓), all wires
have the same transitions. There are no coupling capacitance
between any two adjacent wires. So the expression of wire
3 is approximated by V3(L, t)
.
= 1 − 4
pi
e−
t
τ and the delay is
approximated by
(
ln 8
pi
)
τ . For the transition ↓-↑-↓ (similarly
for ↑-↓-↑), wires 2 and 4 can be approximated as ground
wires in the five-wire bus, since wire 1 (or 5) and wire 3
have opposite transitions. For wire 3, the five-wire pattern is
equivalent to a three-wire pattern ↓↑↓, where the equivalent
coupling capacitor between wire 1 (or 5) and wire 3 is
equal to two capacitors in series between wires 1 and 2,
and wires 2 and 3 (or wires 3 and 4, and wires 4 and 5).
Hence, the equivalent coupling factor between wire 1 (or
5) and wire 3 is approximated as λ2 per unit length (that
is, the ratio of the coupling capacitance and the loading
capacitance is λ2 ). The expression of wire 3 is approximated
by V3(L, t)
.
= 1 + 43pi e
− t
τ − 163pi e
− t
(1+ 3
2
λ)τ
, and the delay is
approximated by ln( 163pi )(1 +
3
2λ)τ .
Definition 2: Single transition pattern (STP)
An STP is defined to be a transition pattern with transitions
on only one wire. For our five-wire model, we focus on the
set of STPs with transitions on wire 2 or 4, {-↑- - -, -↓- - -,
- - -↑-, - - -↓-}.
The expressions of wire 3 can be approximated by
considering wires 2, 3, and 4 as a three-wire model. Let
TABLE II
DECOMPOSITION OF WORST-CASE PATTERNS IN THE FIVE-WIRE MODEL.
iC Worst pattern Decomposition
0C ↓↑↑↑↓ (↓-↑-↓)+(-↑- - -)+( - - -↑-)
1C ↓-↑↑↓ (↓-↑-↓)+(- - -↑-)
2C ↓-↑-↓ (↓-↑-↓)
3C ↑-↑↓↑ (↑↑↑↑↑)+(- - -↓-)+ (- - -↓-) + (-↓- - -)
4C ↑↓↑↓↑ (↑↑↑↑↑)+(-↓- - -)+(-↓- - -)+(- - -↓-)+(- - -↓-)
TABLE III
CLOSED-FORM EXPRESSIONS OF SIGNAL ON WIRE 3 AND APPROXIMATE
DELAYS IN A FIVE-WIRE BUS
(V3(L, t) = 1−A3e−
t
τ − A4e
− t
(1+ 3
2
λ)τ −A5e−
t
(1+3λ)τ
, τ0 =
rcL
2
2
,
AND τ = 8
pi2
τ0 .)
iC
Worst Coeffs. of V3(L, t)
T iC5Pattern A3 A4 A5
0C ↓↑↑↑↓ 4
3pi
16
3pi
-
8
3pi
0.165(1 + 3λ)τ
1C ↓↑↑-↓ 0 16
3pi
-
4
3pi
0.384(1 + 3λ)τ
2C ↓-↑-↓ - 4
3pi
16
3pi
0
(
ln 32
3pi
)
(1 + 3
2
λ)τ
3C ↑↓↑-↑ 0 0 4
pi
(
ln 8
pi
)
(1 + 3λ)τ
4C ↑↓↑↓↑ - 4
3pi
0 16
3pi
(
ln 32
3pi
)
(1 + 3λ)τ
V ij (x, t) denote the signal on wire j due to coupling from
wire i. For example, by ignoring coupling from wires 1
and 5 in -↑- - -, the output of wire 3 is approximated by
V 23 (L, t)
.
= - 43pi e
− t
τ + 43pi e
− t
(1+3λ)τ , which is obtained by
considering only wires 2, 3, and 4.
We propose the following approaches to derive the delay of
the five-wire bus.
• We first decompose the worst pattern in each class into
a combination of an RTP and STP(s).
• Then we combine the expressions of the RTP and STP(s)
for the middle wire based on the conclusion of our three-
wire model.
• Finally, we evaluate the expression of the middle wire to
approximate its delay.
Since the performance is limited by the worst-case delay
in each class, we need to approximate the delays of only the
worst patterns in each class. We use simulation to identify
the worst patterns in all classes. The worst patterns for 0C
to 4C are given by ↓↑↑↑↓, ↓↑↑-↓, ↓-↑-↓, ↑↓↑-↑, and ↑↓↑↓↑,
respectively (assuming the middle wire has an upward transi-
tion). With RTPs and STPs, we decompose the worst pattern
in each class as shown in Table II.
The closed-form expressions of wire 3 and approximate
delays for all classes in a five-wire bus are derived and
summarized in Table III, where T iC5 the approximate delay
for iC pattern by our three-wire model.
D. Boundary wires
In the previous derivation, we focus on middle wires and
consider four neighboring wires (two to the left and two to the
right) for crosstalk. In this section, we derive delay models to
account for the boundary wires of an m-wire bus (wires 1, 2,
m−1, and m). For wire 1 (wire m), we consider wires 2 and 3
5TABLE IV
CLOSED-FORM EXPRESSIONS OF SIGNAL ON WIRE 1 AND APPROXIMATE
DELAYS (V1(L, t) = 1−A6e−
t
τ − A7e−
t
(1+λ)τ −A8e−
t
(1+3λ)τ
,
τ0 =
rcL
2
2
, AND τ = 8
pi2
τ0 .)
iC
Worst Coeffs. of V1(L, t)
T iC
b1Pattern A6 A7 A8
0C ↑↑↓ 4
3pi
4
pi
-
4
3pi
0.783(1 + λ)τ
1C ↑-↓ 0 4
pi
0 (ln 8
pi
)(1 + λ)τ
2C ↑↓↓ - 4
3pi
4
pi
4
3pi
1.094(1 + λ)τ
TABLE V
CLOSED-FORM EXPRESSIONS OF SIGNAL ON WIRE 2 AND APPROXIMATE
DELAYS (V2(L, t) = 1− A9e−
t
τ − A10e−
t
(1+2λ)τ −
A11e
− t
(1+(2−√2)λ)τ − A12e−
t
(1+(2+
√
2)λ)τ
, τ0 =
rcL
2
2
, AND
τ = 8
pi2
τ0 .)
iC
Worst Coeffs. of V2(L, t)
T iC
b2Pattern A9 A10 A11 A12
0C ↑↑↑↓ 2
pi
2
pi
√
2
pi
-
√
2
pi
(ln 8
pi
)τ
1C -↑↑↓ 1
pi
3
pi
√
2
2pi
-
√
2
2pi
0.427(1 + 2λ)τ
2C ↓↑↑↓ 0 4
pi
0 0 (ln 8
pi
)(1 + 2λ)τ
3C ↓↑-↑ 1
pi
1
pi
2−3√2
2pi
2+3
√
2
2pi
1.441(1 + 2λ)τ
4C ↓↑↓↑ 0 0 2(1−
√
2)
pi
2(1+
√
2)
pi
6.540(1+
(2−√2)λ)τ
to the right (wires m− 2 and m− 1 to the left) for crosstalk,
and use the same classification as in Eq. (1) [1]. Note that
for wires 1 and m, there are only three classes of patterns,
0C, 1C, and 2C. With the similar technique, the closed-form
expressions of wire 1 (wire m) and approximate delays for
all classes are derived and summarized in Table IV, where
T iCb1 is the approximate delay for iC pattern. For wire 2 (wire
m − 1), we consider wire 1 to the left and wires 3 and 4 to
the right (wires m − 3, m − 2 to the left and wire m to the
right) for crosstalk. Similarly, the closed-form expressions of
wire 2 (wire m − 1) and approximate delays for all classes
are derived and summarized in Table V, where T iCb2 is the
approximate delay for iC pattern.
E. Revised models with consideration of the buffer effects
In the previous derivation, the buffer effects are ignored with
assumption that the driver resistance and loading capacitance
are relatively small. In practice, the values of resistance
and capacitance vary with different structure of buffers. In
this work, we consider drivers and receivers implemented
as a non-inverting inverter chain. The simplest one has two
chained inverters. The loading capacitance CL and driver
resistance RS are due to the first and last stage inverters
in the chain, respectively. The buffer strength is measured
by the normalized size of inverter to the smallest inverter.
For global interconnects in submicron technology, the loading
capacitance is not significantly large in comparison with that of
interconnect. According to [28], for a 45nm technology [29],
the loading capacitance CL induced by a 100 times inverter is
given by 25 fF. In this paper, we consider loading capacitance
as large as 100 fF. For significantly large CL, the delay due to
TABLE VI
EXPRESSIONS OF MIDDLE WIRE IN A THREE-WIRE MODEL, WHERE
V2(L, t) = 1− b1B1e−
t
τ1 − b2B2e−
t
τ2 , B1 = 1.01
RT+CT+1
RT+CT+
pi
4
,
B2 = 1.01
RT+C
∗
T
+1
RT+C
∗
T
+pi
4
, τ1 =
RC(RTCT+RT+CT+(
2
pi
)2)
1.04
,
τ2 =
(1+3λ)RC(RTC
∗
T
+RT+C
∗
T
+( 2
pi
)2)
1.04
, RT =
RS
R
, CT =
CL
C
,
C∗
T
= CL
(1+3λ)C
, C = cL, AND R = rL.
iC
Worst Coeffs. of V2(L, t)
T iC3Pattern b1 b2
0C ↑↑↑ 1 0 (ln 2B1)τ1
1C ↑↑- 2
3
1
3
(ln 4B1)τ1
2C -↑- 1
3
2
3
(ln 4B2
3
)τ2
3C ↓↑- 0 1 (ln 2B2)τ2
4C ↓↑↓ - 1
3
4
3
(ln 8B2
3
)τ2
TABLE VII
EXPRESSIONS OF MIDDLE WIRE IN A FIVE-WIRE MODEL, WHERE
V3(L, t) = 1− b3B3e−
t
τ1 − b4B4e−
t
τ2 − b5B5e−
t
τ3 ,
B3 = 1.01
RT+CT+1
RT+CT+
pi
4
, B4 = 1.01
RT+C
∗
T
+1
RT+C
∗
T
+pi
4
, B5 = 1.01
RT+C
†
T
+1
RT+C
†
T
+ pi
4
,
τ1 =
RC(RTCT+RT+CT+(
2
pi
)2)
1.04
,
τ2 =
(1+ 3
2
λ)RC(RTC
∗
T
+RT+C
∗
T
+( 2
pi
)2)
1.04
,
τ3 =
(1+3λ)RC(RTC
†
T
+RT+C
†
T
+( 2
pi
)2)
1.04
, RT =
RS
R
, CT =
CL
C
,
C∗
T
= CL
(1+ 3λ
2
)C
, C
†
T
= CL
(1+3λ)C
, C = cL, R = rL,
f1 = (- ln(
1
4
+ 1
2
√
1
4
+ 3
2B5
)), AND f2 = (- ln(
1
8
+ 1
2
√
1
16
+ 3
2B5
)).
iC
Worst Coeffs. of V3(L, t)
T iC5Pattern b3 b4 b5
0C ↓↑↑↑↓ 1
3
4
3
-
2
3
f1τ3
1C ↓↑↑-↓ 0 4
3
-
1
3
f2τ3
2C ↓-↑-↓ - 1
3
4
3
0 (ln 8B4
3
)τ2
3C ↑↓↑-↑ 0 0 1 (ln 2B5)τ3
4C ↑↓↑↓↑ - 1
3
0 4
3
(ln 8B5
3
)τ3
CL would dominate the total propagation delay and all classes
of patterns would collapse into one class. In the following, we
revise our models to capture the buffer effects of RS and CL
at the inputs and outputs of the interconnects, respectively.
First, we focus on our three-wire model. With consideration
of buffer effects, the differential equation is still given by
Eq. (2). Only the boundary conditions need to be changed.
The revised boundary conditions are given by{
Vi(0, t) = V
p
i − (V pi − V fi )u(t)− Ii(0, t)RS
Ii(L, t) = CL
∂
∂t
Vi(L, t) for i = 1, 2, 3
By solving the differential equations of a three-wire bus, we
derive the expressions of all worst-case patterns as shown in
Table VI. The revised delay expressions are listed in column
five of Table VI. Note that the revised three-wire delay model
would reduce to that in Table I, when the driver resistance and
loading capacitance are relatively small, RT
.
= 0 and CT
.
= 0.
Similarly, for a five-wire bus, we derive the expressions
of all worst-case patterns in each class as shown in Ta-
ble VII. The ratio between τ2 and τ3 is given by τ2τ3 =
(1+ 32λ)RC(RTC
∗
T
+RT+C
∗
T
+( 2
pi
)2)
(1+3λ)RC(RTC
†
T
+RT+C
†
T
+( 2
pi
)2)
.
= 12 . Then the 50% delay
can be solved by assuming e−
t
τ2 = (e−
t
τ3 )2. The revised
6TABLE VIII
BUS PARAMETERS IN A 45nm TECHNOLOGY.
Parameters
L 5 mm r 13.75 Ω/mm
w 0.8 µm l 1.736 nH/mm
s 0.8 µm c 8.263 fF/mm
t 2 µm cc 101.136 fF/mm
h 4.82 µm RS 100 Ω
KILD 2.5 CL 0 fF
delay expressions are listed in column six of Table VII. Note
that the revised five-wire delay model would reduce to that in
Table III, when the driver resistance and loading capacitance
are relatively small, RT
.
= 0 and CT
.
= 0.
According to the delay expressions in Tables VI and VII,
both driver resistance and loading capacitance tend to increase
the delay. When the loading capacitance increases, the delay
difference among all classes diminishes. For extremely large
CL, the delays for all classes are close and the classification
becomes inconsequential.
F. Characterization of the delay of a multi-wire bus
In the derivation of our five-wire model above, we focus
on the worst-case patterns of the middle wires only. We also
derive delay models for boundary wires. In the following,
we show that our five-wire model can be easily applied to
approximate the delays of an m-wire bus (m > 5). First, we
use our five-wire delay model as a shift window to scan the
internal wires (wires 3 through m− 2) to identify the longest
delay. Then, for boundary wires (wires 1, 2, m−1, and m), we
use the models in Tables IV and V for delay approximation.
Hence, the delay of an m-wire bus is given by the largest delay
among all wires. For example, for a pattern ↑↓↑↓↓↓ of a six-
wire bus, the classes for wires 1 through 6 are given by 2C,
4C, 4C, 2C, 0C, and 0C, respectively. Thus, the worst-case
class is given by 4C. According to our models in Tables III,
IV, and V, the worst-case delay is given by the larger one of
the two delays 6.540(1+ (2−√2)λ)τ and (ln 323pi ) (1+3λ)τ .
The proposed analytical delay models target two important
applications. One primary application of our model is the de-
sign of crosstalk avoidance codes (CACs). Since our proposed
models provide more accurate delays for different transition
patterns than previous models, we can identify unwanted
patterns more effectively. Second, our models can be applied to
partial coding schemes, where buses are broken into sub-buses,
since our models are more accurate for a bus of small size.
To incorporate such analytical delay models in EDA softwares,
such as a typical timing analysis flow, appropriate adjustments
are needed. We plan to investigate this important scenario in
our future work.
G. Discussion on synchronization problems
In previous subsections, we assume simultaneous transitions
on all the wires. However, for global buses where buffer
insertion techniques are usually used to reduce their delay
[20], simultaneous signal transitions on the bus cannot be
Fig. 2. Interconnect structure.
guaranteed. Our derived models do not work for buses with
synchronization problems. In the following, we briefly discuss
the synchronization problems and conclude with insights on
the delay changes of interconnects with synchronization prob-
lems and impacts on the CAC designs.
Based on our three-wire and five-wire models, we observe
two possible scenarios with regard to the impact of synchro-
nization problems on the delay. When the time differences
are relatively small, the delay is increased only by the time
differences. When the time differences are sufficiently large,
they can change the worst delay of a class to a different class.
For instance, the delays of the transition patterns in 0C and
1C may be increased to those of 2C when the time differences
are large enough, and similarly 2C to 3C. This is consistent
with the observation in [17]. On the other hand, the delays
of the transition patterns in 3C may decrease to those of 2C
class when the time differences are large enough. Intuitively,
this is because large time differences change the intended
transition patterns into different patterns. As observed above,
depending on the severity of the synchronization problems,
the effectiveness of CACs is affected to a varying extent.
Furthermore, the sensitiveness to time differences varies with
CACs.
III. PERFORMANCE EVALUATION
We evaluate the performance of our delay models, and
compare it with that of the model in [1] in three scenarios.
First, since our delay models focus on three and five adjacent
wires, we consider three- and five-wire buses. This scenario
is also motivated by partial coding schemes (see, e.g., [12],
[13], and [14]), which divide a wide bus into sub-buses with
a few wires and separate them by shielding wires. The second
scenario is buses with more than five wires. We have run
extensive simulations on buses with an odd number of wires
(up to 33 wires). Our conclusions are the same regardless of
the number of wires. For brevity, we present our simulation
results for 17- and 33-wire buses. In the first two scenarios,
we focus on the worst-case delays of the middle wires. To
characterize the whole bus transitions, our five-wire model
can be applied to all wires to approximate their delays with
higher accuracy. In the third scenario, we assume the transition
patterns are limited to those of CACs and consider the worst-
case delays for all wires of an 8-wire bus.
7TABLE IX
COMPARISON OF SIMULATED DELAYS, DELAYS OF OUR THREE-WIRE
MODEL AND THE MODEL IN [1]. ALL THE DELAYS ARE IN ps.
iC
Worst Sim. Our model [1]
pattern Td T iC3
|T iC3 −Td|
Td
T2
|T2−Td|
Td
0C ↑↑↑ 3.96 4.04 2.02% 5.55 40.15%
1C ↑↑- 7.41 7.56 2.02% 73.50 891.90%
2C -↑- 72.28 74.55 3.14% 141.45 95.70%
3C ↓↑- 150.74 152.24 1.00% 209.40 38.91%
4C ↓↑↓ 206.40 207.36 0.47% 277.35 34.38%
All the simulation results in this paper are obtained by the
following setup. The simulation is based on a 45nm technology
with 10 metal layers [29]. The global buses are routed in the
top two metal layers, 10 and 9, with a ground metal layer 8
down below as shown in Fig. 2. We consider metal layer 10 for
all buses, since the crosstalk is more serious than that of metal
layer 9. The bus parameters are obtained by structure 1 in [30]
and summarized in Table VIII, where KILD is the permittivity
of the dielectric between metals. Since the model in [1] does
not account for the loading capacitance, we assume CL = 0
fF for simulations in comparison with the model in [1]. We
also simulate 17- and 33-wire buses with CL = 100 fF, which
represents the loading capacitance induced by a 400 times
inverter. The coupling factor is given by λ = cc
c
.
= 12.2. For
inputs with tr = 10 ps, inductance effect is negligible when
1.3 mm < L < 66.7 mm. All the buses for simulation have a
length of 5 mm and the inductance effect is not considered in
this work. The buses are divided into 100 sections as shown in
Fig. 1 to characterize the distributed RC model. The simulation
results are obtained from HSPICE.
A. Three-wire and five-wire buses
For a three-wire bus, the simulated delays are compared
with the delays by our model and the model in [1] for all
classes in Table IX, where Td denotes the simulated worst
delay of wire 2, T iC3 the approximate delay for iC pattern
by our three-wire model, and T2 by the model in [1]. The
error percentages of our model and the model in [1] are also
shown in Table IX. For all five classes of transition patterns,
the maximum and minimum errors by our model are only
3.14% and 0.47%, respectively, as opposed to 891.90% and
34.38% by the model in [1], respectively. As Table IX shows,
our model is much more accurate than the model in [1] for
all patterns in a three-wire bus. We remark that the delay by
our model for the 1C pattern,
(
ln 16
pi
)
τ , does not depend on
λ.
For a five-wire bus, the worst delays of all classes of
transition patterns based on our five-wire model are compared
with those of the model in [1] as well as the simulated delays
by HSPICE in Table X, where Td denotes the simulated worst-
case delay of wire 3 for all iC patterns, T iC5 the approximate
delay for iC pattern by our five-wire model, and T3 by the
model in [1]. The error percentages of our model and the
model in [1] are shown in Table X. For a five-wire bus the
maximum and minimum errors by our model are 34.41% and
1.59%, respectively, in comparison to 84.28% and 16.50% by
TABLE X
COMPARISON OF SIMULATED DELAYS, DELAYS OF OUR FIVE-WIRE MODEL
AND THE MODEL IN [1]. ALL THE DELAYS ARE IN ps.
iC
Worst Sim. Our model [1]
pattern Td T iC5
|T iC5 −Td|
Td
T3
|T3−Td|
Td
0C ↓↑↑↑↓ 35.30 23.15 34.41% 5.55 84.28%
1C ↓-↑↑↓ 63.09 62.09 1.59% 73.50 16.50%
2C ↓-↑-↓ 98.39 106.43 8.17% 141.45 43.76%
3C ↑-↑↓↑ 134.19 152.24 13.45% 209.40 56.05%
4C ↑↓↑↓↑ 218.91 207.36 5.28% 277.35 26.70%
the model in [1], respectively. As Table X shows, our five-wire
model is more accurate than the model in [1] for all patterns
in a five-wire bus. In particular, although the delays in the
model in [1] were claimed to be upper bounds on the actual
delays, our simulation results in Table X show that this claim
is invalid for the 0C patterns. In [17], the author proposed a
method which achieves a delay of τ0 by surrounding each data
wire with two shield wires with the same transition. Since the
transition patterns for each data wire are always in 0C class,
the delays of the data wires are τ0 according to the model in
[1]. In contrast, the delay for the data wires can be as large
as 0.165(1+3λ)τ0 by our model; When λ is large, the model
in [1] severely underestimates the delay, while our model is
more accurate.
B. 17-wire and 33-wire buses
We next compare our five-wire model with the model in
[1] for 17- and 33-wire buses. With a 17-wire bus, we focus
on the middle wire (wire 9). We still classify the transition
patterns according to the transitions of the middle three wires
(wires 8, 9, and 10). Since it is time consuming to identify
the transition patterns with the longest delay in each class, we
make one assumption about the patterns with the longest delay
in each class. For any two wires symmetric to wire 9 (wire
i and wire 18-i, i ∈ {1, 2, · · · , 8}), there are nine possible
patterns, ↑↑, ↓↓, - -, ↑-, -↑, ↓-, -↓, ↑↓, and ↓↑. For patterns in
opposite direction, we assume the influences of the two wires
will cancel out because of symmetry. For other patterns, if the
upward transition of one wire increases the delay, we see that
↑↑ has greater delay than ↑- or -↑. Similarly, if the downward
transition increases the delay, the pattern ↓↓ has greater delay
than ↓- or -↓. So we assume that the longest delay happens
when two symmetric wires have either ↑↑ or ↓↓ transitions.
Based on this assumption, we search all possible symmetric
transition patterns to find the worst-case patterns in each class,
which are listed in the second column of Table XI, where the
pattern on wires 8, 9, and 10 are shown in the parenthesis.
The simulated worst-case delays for all iC, denoted by Td,
are compared with the delays by our five-wire model and the
model in [1] in Table XI. The error percentage of our model
and the model in [1] are also shown in Table XI. For all five
classes, the maximum and minimum errors by our model are
only 45.10% and 5.66%, respectively, as opposed to 86.84%
and 8.89% by the model in [1], respectively. For all classes
except 1C, our five-wire model outperforms the model in [1].
The model in [1] also has a large error percentage for 0C.
8TABLE XI
COMPARISON OF SIMULATED DELAYS AND DELAYS GIVEN BY OUR FIVE-WIRE MODEL AND THE MODEL IN [1] FOR WIRE 9 IN A 17-WIRE BUS WITH
CL = 0 fF. ALL THE DELAYS ARE IN ps.
iC
Worst patterns Sim. Our model [1]
via Alg. 1 Td T iC5
|T iC5 −Td|
Td
T9
|T9−Td|
Td
0C ↑↑↑↑↓↓↓ (↑↑↑) ↓↓↓↑↑↑↑ 42.17 23.15 45.10% 5.55 86.84%
1C ↑↑↑↑↑↓↓ (↑↑ -) ↓↓↑↑↑↑↑ 67.50 62.09 8.01% 73.50 8.89%
2C ↓↓↑↑↑↑↓ (- ↑ -) ↓↑↑↑↑↓↓ 112.82 106.43 5.66% 141.45 25.38%
3C ↓↓↓↑↑↑↓ (↓↑ -) ↓↑↑↑↓↓↓ 165.44 152.24 7.98% 209.40 26.57%
4C ↑↓↓↓↑↑↑ (↓↑↓) ↑↑↑↓↓↓↑ 228.46 207.36 9.24% 277.35 21.40%
TABLE XII
COMPARISON OF SIMULATED DELAYS AND DELAYS GIVEN BY OUR FIVE-WIRE MODEL AND [1] FOR WIRE 17 IN A 33-WIRE BUS WITH CL = 0 fF. ALL
THE DELAYS ARE IN ps.
iC
Worst patterns Sim. Our model [1]
via Alg. 1 Td T iC5
|T iC5 −Td|
Td
T17
|T17−Td|
Td
0C ↓↓↓↓↑↑↑↑↑↑↑↑↓↓↓ (↑↑↑) ↓↓↓↑↑↑↑↑↑↑↑↓↓↓↓ 42.27 23.15 45.23% 5.55 86.87%
1C ↓↓↓↓↓↓↓↑↑↑↑↑↑↓↓ (- ↑↑) ↓↓↑↑↑↑↑↑↓↓↓↓↓↓↓ 68.30 62.09 9.09% 73.50 7.61%
2C ↑↑↑↑↓↓↓↓↓↓↑↑↑↑↓ (- ↑ -) ↓↑↑↑↑↓↓↓↓↓↓↑↑↑↑ 113.16 106.43 5.95% 141.45 25.00%
3C ↓↓↑↑↑↑↑↓↓↓↓↑↑↑↓ (- ↑↓) ↓↑↑↑↓↓↓↓↑↑↑↑↑↓↓ 165.57 152.24 8.05% 209.40 26.47%
4C ↓↓↓↓↑↑↑↑↓↓↓↓↑↑↑ (↓↑↓) ↑↑↑↓↓↓↓↑↑↑↑↓↓↓↓ 229.02 207.36 9.46% 277.35 21.10%
TABLE XIII
COMPARISON OF SIMULATED DELAYS AND DELAYS GIVEN BY OUR FIVE-WIRE MODEL FOCUSING ON THE MIDDLE WIRE IN A 17-WIRE AND A 33-WIRE
BUSES WITH CL = 100 fF. ALL THE DELAYS ARE IN ps.
iC
Worst 17-wire patterns Sim. Our model Worst 33-wire patterns Sim. Our model
via Alg. 1 Td T iC5
|T iC5 −Td|
Td
via Alg. 1 Td T iC5
|T iC5 −Td|
Td
0C ↑↑↑↓↓↓↓ (↑↑↑) ↓↓↓↓↑↑↑ 50.75 25.11 50.52% ↓↑↑↑↑↑↑↑↑↑↑↓↓↓↓ (↑↑↑) ↓↓↓↓↑↑↑↑↑↑↑↑↑↑↓ 50.78 25.11 50.55%
1C ↑↑↑↑↓↓↓ (↑↑ -) ↓↓↓↑↑↑↑ 76.42 67.35 11.87% ↓↓↓↓↓↑↑↑↑↑↑↑↓↓↓ (- ↑↑) ↓↓↓↑↑↑↑↑↑↑↑↓↓↓↓ 76.43 67.35 11.88%
2C ↑↑↑↑↑↑↓ (- ↑ -) ↓↑↑↑↑↑↑ 118.92 123.46 3.82% ↑↓↓↓↓↓↓↓↑↑↑↑↑↑↓ (- ↑ -) ↓↑↑↑↑↑↑↓↓↓↓↓↓↓↑ 119.21 123.46 3.57%
3C ↓↓↑↑↑↑↓ (↓↑ -) ↓↑↑↑↑↓↓ 177.71 164.62 7.37% ↓↓↑↑↓↓↓↓↓↓↑↑↑↑↓ (- ↑↓) ↓↑↑↑↑↓↓↓↓↓↓↑↑↓↓ 177.74 164.62 7.38%
4C ↑↓↓↑↑↑↑ (↓↑↓) ↑↑↑↑↓↓↑ 236.18 224.41 4.98% ↓↓↑↑↑↑↑↓↓↓↓↑↑↑↑ (↓↑↓) ↑↑↑↑↓↓↓↓↑↑↑↑↑↓↓ 236.67 224.41 5.18%
With a 33-wire bus, we focus on the delay of the middle
wire (wire 17). Since there are 333 transition patterns, it
is infeasible to search all possible symmetric transitions as
before to find the worst-case patterns. We make the following
three assumptions: (1) The worst patterns in each classes are
symmetric; (2) The closer the wire gets to the middle wire,
the greater the coupling on the settling of the middle wire; (3)
We initialize the middle three wires to a pattern in iC, and
initialize all other wires with opposite transitions to the middle
wire. Based on these three assumptions, we use Alg. 1 to find
the patterns with largest delays. We denote by Pi the updated
transition pattern of an m-wire bus after the i-th iteration
of Alg. 1, where m is odd. Alg. 1 can greatly reduce the
simulation time for identifying the worst-case patterns. For
instance, the worst-case patterns for an 33-wire bus can be
identified by simulating only 5× 15 = 75 transition patterns.
We note that the one assumption about the worst-case
patterns for 17-wire buses and the three assumptions about
33-wire buses are made in order to reduce the complexity
of finding the worst-case patterns. We did verify our three
assumptions about 33-wire buses over 9- and 11-wire buses:
the worst cases for all the classes based on Alg. 1 are indeed
the worst cases by exhaustive search. This also verifies the
assumption for 17-wire buses, since it is one of the three
Algorithm 1 The algorithm for identifying the worst-case
pattern, with respect to the three assumptions, in an m-wire
bus.
Require: m-wire bus;
Initialize: P0 is initialized with transitions opposite to wire
m+1
2 , except for wires
m−1
2 ,
m+1
2 , and
m+3
2 ;
i = 0;
repeat
for j = m−32 to 1 do
Flip the transition of wires j and (m+ 1− j) in Pi;
if the delay of wire m+12 increases then
Keep the changes;
else
Reverse the changes;
end if
end for
i = i+ 1;
Update Pi with the current pattern;
until Pi−1 = Pi
return Worst-case transition pattern for wire m+12 ;
9assumptions for 33-wire buses. For instance, the worst-case 2C
pattern of a 11-wire bus is given by ↑↑↑↓-↑-↓↑↑↑ with exhaus-
tive search. In Alg. 1, starting from ↓↓↓↓-↑-↓↓↓↓, the worst-
case pattern is found via the order: ↓↓↓↓-↑-↓↓↓↓ =⇒ ↓↓↑↓-
↑-↓↑↓↓ =⇒ ↓↑↑↓-↑-↓↑↑↓ =⇒ ↑↑↑↓-↑-↓↑↑↑. Unfortunately, it
is difficult to verify Alg. 1, even for one case, for 17- or 33-
wire buses, because the complexity would be prohibitive. For
instance, for each class focusing on the middle wire, there
are 314 = 4782969 possible patterns for a 17-wire bus (and
330
.
= 2.06× 1014 for a 33-wire bus), and it takes about 166
days to simulate these cases.
The worst transition patterns for each class in a 33-wire
bus, with respect to the three assumptions above, are listed in
the second column of Table XII, where the pattern on wires
16, 17, and 18 are shown in the parenthesis. The simulated
worst-case delays of wire 17 for all iC patterns, denoted by
Td, are compared with the delays of our five-wire model and
the model in [1]. The error percentages of our model and the
model in [1] are also shown in Table XII. The maximum and
minimum errors by our model are only 45.23% and 5.95%,
respectively, in comparison to 86.87% and 7.61% by the model
in [1], respectively. Again, for all classes except 1C, our five-
wire model outperforms the model in [1]. The model in [1]
also has a large error percentage for 0C.
Since our revised models also account for the loading capac-
itance, we also simulate 17- and 33-wire buses with CL = 100
fF, which represents the loading capacitance induced by a 400
times inverter. The simulated worst-case delays of the middle
wire for all iC patterns, denoted by Td, are compared with the
delays T iC5 by our five-wire model as shown in Table XIII. The
error percentages of our model are also shown in Table XIII.
The worst-case patterns are obtained via Alg. 1. The worst-
case patterns are different from those in Tables XI and XII
due to the varying of the loading capacitances. However, our
five-wire model can still approximate the delays with similar
error percentages as those in Tables XI and XII.
Finally, we remark that the longest delays for each class in
Tables XI and XII are approximately the same for both 17-
and 33-wire buses. Based on the simulation results of 17- and
33-wire buses, we conjecture that our five-wire model would
be more accurate than the model in [1] for buses with any
number of wires.
C. Performance of CACs
In the simulation results above, we assume the transition
patterns are arbitrary. Herein, we assume the transition patterns
are limited to those of CACs. We evaluate the performance
of our delay model for three families of CACs [12]–[14]:
one Lambda codes (OLCs), forbidden pattern codes (FPCs),
and forbidden overlap codes (FOCs). Based on our five-wire
model, the worst delays of aforementioned CACs are shown
in Tables III, IV, and V. Based on the model in [1], the worst
delays of aforementioned CACs are approximated by (1+λ)τ0,
(1+ 2λ)τ0, and (1+ 3λ)τ0, respectively. Since the number of
transition patterns is a quadratic function of the number of
codewords, it is time-consuming to simulate a large bus to get
the worst-case delays on all wires. Hence, for each CAC, we
TABLE XIV
COMPARISON OF SIMULATED DELAYS AND DELAYS GIVEN BY OUR
FIVE-WIRE MODEL AND [1] FOR ALL WIRE IN AN 8-WIRE BUS, WHERE
T iC5 , T
iC
b1 , AND T
iC
b2 DENOTE THE DELAYS OF WIRES 3-8, WIRE 1 (m),
AND WIRE 2 (m− 1), RESPECTIVELY. ALL THE DELAYS ARE IN ps.
wire i DelaysOLC FPC FOC
1 55.36 107.43 107.73
2 32.20 102.71 159.65
3 51.40 106.65 154.59
4 51.06 101.91 162.61
5 50.79 101.89 162.77
6 51.39 106.53 154.62
7 32.46 102.72 160.61
8 55.36 107.39 108.88
[6] 73.50 141.45 209.40
T iC5 62.09 106.43 152.24
T iC
b1 53.43 98.76 98.76
T iC
b2 42.52 102.84 157.64
simulate an 8-wire bus. The numbers of codewords of OLC,
FPC, and FOC are given by 16, 68, and 149, respectively.
The total numbers of transition patterns for OLC, FPC, and
FOC are given by 240, 4556, and 22052, respectively. We
obtain by simulation the maximum delays of each wire for
all transition patterns. The simulation results are shown in
Table XIV, where the delays given by our five-wire model
and the model in [1] are also included. Intuitively, the worst-
case delays of any two symmetric wires are the same, since the
symmetric transition of a valid transition pattern is also valid.
As shown in Table XIV, the simulated delays of symmetric
wires are very close. For OLCs, FPCs, and FOCs, the largest
delays are emphasized in boldface. As Table XIV shows, our
delay models are more accurate than the model in [1] for all
three families of CACs.
IV. CONCLUSIONS AND FUTURE WORK
In this paper, we propose improved analytical delay models
for coupled interconnects. We first derive closed-form expres-
sions of the signals on the bus, based on the distributed RC
model, and then approximate the delays of different patterns by
evaluating these closed-form expressions. We focus on three-
wire and five-wire models, and simulation results show that
our model has better accuracy than the model in [1]. Although
our models are based on three-wire and five-wire buses, they
are not limited to these two cases. For a bus with more than
five wires, our five-wire model can still approximate delays
better than the model in [1].
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